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ABSTRACT 
This paper reports on the fabrication and 
characterization of a pA current and temperature sensing 
device with ultra-low power consumption based on a 
Schottky barrier silicon nanowire transistor. Thermionic 
and trap-assisted tunneling current conduction 
mechanisms are identified and discussed on the base of 
the device sensitivity upon current and temperature 
biasing. In particular, very low current sensing properties 
are confirmed also with previously reported polysilicon-
channel nanowire Schottky barrier transistors.  
demonstrating that these devices are suitable for 
temperature and current sensing applications. Moreover, 
the process flow compatibility for both sensing and logic 
applications makes these devices suitable for 
heterogeneous integration. 
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1. INTRODUCTION 
The last decades have seen an exponential increase in 
CMOS research effort to push forward the technological 
limit for device density. Future technological innovations 
enabling ever higher circuit densities predicted by 
Moore’s law will most likely be concentrated on novel 
materials, innovative device structures or different state 
variables other than charge [1]. Moreover, novel 
functionalities are attractive for  sensing applications [2]. 
The dual advantage of density and  peculiar sensing 
properties well combine in one dimensional structures, 
such as silicon nanowires. 
In this work we extend the application of Si 
nanowires to current and temperature sensing. A range of 
device operation conditions are investigated, showing 
how an ambipolar device can be used for different 
applications, the only requirement being the biasing 
condition. 
Section 2 describes the device concept. Then in 
Section 3 the fabrication method is reported. In Section 4 
general current-voltage dependence of Schottky barrier 
FETs are presented. In Section 5 quasi-static device 
operation under different biasing conditions are 
discussed. A way to operate this device with low 
voltages is proposed. Then Section 5 reports on the 
Ids−Vgs dependence under different temperature regimes. 
An effective Schottky barrier height of the devices is 
extracted by means of an activation energy method. 
Finally in Section 6 current and temperature sensing 
applications of Schottky barrier FETs are discussed. 
2. DEVICE DESCRIPTION 
The device scheme consists of a suspended Si 
nanowire having NiSi silicide source/drain junctions 
with 2 parallel polysilicon gates having gate-all-around 
(GAA) configuration on a SOI  substrate. A typical 
device with 20 µm long Si nanowire channel is shown in 
Figure 1(a).  Typical Si nanowire with drop-like cross-
section shape has an average diameter of 100 nm (see 
Figure 1(b)). 
 
 
Figure 1: a) A 20 μm long Si nanowire with 2 parallel GAA 
polysilicon gates having 4 µm gate lengths. b) A FIB cut 
cross-section image showing the Si nanowire channel 
surrounded by a 500 nm polysilicon top gate. 
3. DEVICE FABRICATION 
The process flow is based on a previously reported 
technique utilized for the fabrication of vertically-
stacked ultra-dense Si nanowire FET arrays [3]. Here a 
deep reactive ion etching technique is adapted to form a 
single suspended Si ribbon over the buried oxide. A 
sacrificial oxidation is performed to reduce the cross-
section down to a 100 nm (see Figure 1(b)). Then a 20 
nm dry oxidation is performed followed by a 500 nm 
polysilicon layer deposited by low pressure chemical 
vapor deposition. Contact regions are etched in a low 
temperature oxide passivation layer. Then  a 50 nm Ni + 
10 nm Al bi-layer is evaporated and annealed to form a 
silicide/Si mid-gap Schottky junction. The Al is used as 
a cap layer to prevent Ni oxidation during the silicidation 
step and to provide a good interface with final 
metallization. Finally, 1 µm thick Al is patterned for 
electrical characterizations. 
4. I-V DEPENDENCE 
For Schottky barrier FETs, Ids can be described by the 
sum of a tunneling Itunnel and a thermionic-emission Ith 
component [4]: 
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Where AC is the contact area of the source to channel 
junction, F the electric field across the Schottky barrier, 
A the Richardson’s constant, h the Plank’s constant, m 
the electron rest mass, q the elementary electron charge, 
φBeff the effective Schottky barrier height, T the 
temperature, Va the applied voltage across the Schottky 
junction, k the Boltzmann’s constant.  
5. ELECTRICAL CHARACTERISTIC 
Ambipolar behavior 
All the following measurements investigate the 
electrical behavior using the handle layer of the wafer as 
the back gate and the top gate at the source end (gate 1 in 
Figure 1) for a 20 μm long Schottky barrier Si nanowire 
FET with 100 nm channel diameter (Figure 1(b)).  
A Vgs sweep ranging between -5 V and +5 V has been 
performed at different Vbg voltages. Large subthreshold 
slopes are expected in this kind of devices since the total 
current is determined by a thermionic emission and a 
tunneling components (equation (1-3)), giving rise to 
two distinct subthreshold regimes. We can indeed 
improve the quasi-static characteristic of the device by 
exploiting the back-gate to limit the conductance of one 
type of carrier. As suggested by Lin et al. [5] for a 
carbon nanotube Schottky barrier FET, a back gate 
voltage is capable to turn the device from an ambipolar 
to a unipolar behavior. As shown in Figure 2 the device 
has an ambipolar behavior, with unbalanced p- and n-
branches. Since the gate length of the top gate is shorter 
compared to the back gate, the main effect we observe 
by changing Vbg is a modification of the ambipolar 
curve, in particular a modulation of the subthreshold 
swing  together with a strong modulation of the n- 
branch current by lowering the IOFF current contribution 
from holes injection at low Vgs. Nevertheless, if on the 
one hand the Vbg can be used to improve the ambipolar 
Ids-Vgs curve, on the other side the lower IOFF becomes 
more sensitive to temperature variation, which is suitable 
for temperature sensing applications. 
 
 
Figure 2: Effect of the back-gate voltage Vbg on the ambipolar 
Ids−Vgs. The ambipolar curve is shifted toward more negative 
voltages for increasing Vbg. The n-branch swing for Vbg= 5V is 
improved compared with the other cases. This is attributed to 
partial suppression of the holes conductance at low Vgs. 
Temperature effects on the electrical characteristic 
The Ids-Vgs dependence with T is mainly attributed to 
the Ith, however T also influences the Itunnel since hotter 
carriers pass through a narrower Schottky barrier, 
leading to an increasing current level [6]. The IOFF 
current is increasing exponentially with temperature and, 
as suggested by equation (3), its main contribution is a 
thermionic emission component. A different behavior 
has been observed for the ION current. Increasing the 
temperature makes the ION current to decrease until the 
temperature reaches 55°C and then it rise exponentially 
with linear increase of T. At lower temperatures 
tunneling and trap-assisted tunneling are more important 
than thermionic emission. Rising T up to 70°C makes the 
charges trapped into the gate oxide to un-trap, reducing 
the Itunnel component. A different behavior is observed for 
the ION currents for 70°C ≤ T ≤ 115°C. In this range, the 
ION exponentially increases with T. This effect is 
evidence of two main current components, for which the 
ION  changes from a tunneling to a thermionic emission 
dominated regime. 
A set of Ids-Vgs curves (Figure 3) taken at different 
temperatures at constant Vds = 100 mV and Vbg = 5 V are 
used to extrapolate the Arrhenius plot shown in Figure 5. 
The constant Vbg = 5 V is used to set the device 
operation more favorable for electron conductance at low 
Vgs. Constant subthreshold swings ≈ 110 mV/dec are 
observed independently from the temperature (see Figure 
4). Low negative Vgs voltages ranging from -1 V to 0 V 
show an almost linear slope with inverse of temperature 
and can be correlated to a thermionic-emission regime. 
However, for this Vgs range the current level is on the 
order of fAs, which is comparable to the background 
noise, and it cannot be used to extrapolate the Schottky 
barrier height. Another distinct regime is observed for 
−0.3V ≤ Vgs ≤ −0.5 V , for which the slopes are greatly 
affected by tunneling. This regime shows a dominant 
tunneling component for the two lowest temperatures. 
Finally, an exponential dependence with T is observed 
again for Vgs ≥ 0 V with the exception of the lower 
temperature. All these regimes demonstrate that the 
current in our device is mainly thermionic for T ≥ 70°C 
and that the tunneling contribution is trap assisted. 
The slopes from the Arrhenius plot are then used to 
extract the effective Schottky barrier height φBeff with the 
activation energy Ea method. As shown in inset A of 
Figure 6, an average effective barrier height Ea ≈ 450 ± 5 
meV is found over a large range of Vgs ≥ 0.2 V. 
However, these values cannot be taken as Schottky 
barrier height since in this regime the device has both 
tunneling and thermionic components. As suggested by 
Svensson et al. [7], a better evaluation of the Schottky 
barrier height can be taken at the maximum of Ea for low 
current levels. As shown in the inset B of Figure 6, this 
maximum corresponds to Vgs = −0.45 V and gives a φBeff 
= 525 meV , confirming the mid-gap Schottky barrier 
height. 
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Figure 3: Effect of the temperature on the ambipolar Ids – Vgs 
at Vds = 100mV. 
 
 
Figure 4: Subthreshold swings associated with the Ids-Vgs plots 
from Figure 3. Very low swing minima are measured at 100°C 
and 115°C close to threshold voltages. Notice the voltage shift 
with temperature increase and the extremely low minima of 
50mV/dec for the highest temperature. 
 
 
Figure 5: Arrhenius plot for different Vgs extracted from the 
plots of Figure 3 showing both thermionic emission and 
tunneling mechanisms. The linear decreasing slopes are 
associated with thermionic emission regimes. 
 
 
Figure 6: Extracted Ea over a large range of Vgs. The inset A 
shows a constant Ea = 450 ± 5meV over -0.2V ≤ Vgs ≤ -0.8V. 
Inset B shows the maximum of Ea = 525meV which is 
associated to the φBeff. 
6. SILICON NANOWIRE SCHOTTKY 
BARRIER FET FOR SENSING 
pA current sensing 
Current biasing the devices with a constant Ids current 
makes the device to behave as a pseudo-inverter 
configuration with hysteretic transfer function. Thanks to 
the ambipolarity, the Vout-Vin curves shift linearly with 
the applied current bias. For instance in Figure 7, low pA 
current levels can be either read from the high-to-low or 
the low-to-high transition voltage with sensitivities of 17 
mV/pA. A similar biasing scheme for polysilicon 
nanowires has been previously characterized by the 
authors show a similar trend. In Figure 8, forward and 
reverse threshold voltages for currents between 100 fA 
and 500 fA show a linear increase with current (adapted 
from [8]).  
 
Temperature sensing 
Another application is temperature sensing. Upon 
application of increasing temperature of operation, the 
hysteresis window observed in pseudo-inverter biasing 
scheme shrinks.  
The crystalline Si nanowire Schottky barrier FET 
shows different sensitivities at different temperature 
regimes, depending on which mechanism dominates the 
conductance. Since the hysteresis is attributed to the 
storage of charges in either gate oxide and/or at the 
Schottky barrier junctions [9], an increased hysteresis 
window is expected for the lowest temperatures. The 
highest sensitivity of 40 mV/°C is found in the T range 
around 40°C at which the trap tunneling mechanisms 
dominates. For temperatures higher than 55°C the 
sensitivity tends to saturate according to the dominance 
of  thermionic current contribution, leading to lower 
sensitivity of 10 mV/°C. In Figure 9 the hysteresis 
window shrink for increasing T when 70°C ≤ T ≤ 100°C 
is shown. 
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Figure 7: Measured input-output transfer characteristics of a 
hysteretic inverter based on a single Si nanowire FET with 
low current bias, showing current-dependent thresholds. 
 
 
Figure 8: Forward and reverse threshold voltages for 
polysilicon Schottky barrier FETs under constant current 
biasing from 100 fA up to 500 fA (adapted from ref. [8]). 
 
 
Figure 9: The hysteresis window shrinks with increasing 
temperature. Within this T range, the temperature sensitivity of 
10 mV/°C is related with the thermionic current regime. 
 
7. CONCLUSIONS 
The Schottky barrier Si nanowire FET has been 
demonstrated suitable for precise current and 
temperature sensing. Sensitivities ranging in between 17 
mV/pA and 40 mV/pA for current sensing and in 
between 10 mV/°C and 40 mV/°C for temperature 
sensing associated with the different current conductance 
mechanisms are reported. The compatibility of Si 
nanowires for both sensing and logic applications makes 
these structures suitable for heterogeneous integration 
within the same fabrication platform scheme. 
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